Introduction
Power gating in which devices such as processors and memories are powered off during non-active periods has attracted attention as a technique to reduce static power consumption. There has also been increasing interest in normally-off computing in which power gating and nonvolatile memories or nonvolatile devices are used in combination to reduce power consumption of CMOS logics such as processors [1, 2] . On the other hand, crystalline In-Ga-Zn oxide TFTs (IGZO TFTs) have been recently reported to have a very low off-leakage current of the order of yoctoamperes (yA) (1 yA  10 24 A) [3, 4] . The application of such TFTs to memories has been also reported [5] . This paper discusses using nonvolatile registers (NV registers) as the registers in a CPU so that power gating can be effectively used in normally-off computing. We have made a prototype of an 8-bit normally off CPU (Noff CPU) equipped with NV registers using IGZO TFTs. The Noff CPU is a unit that stores data in NV registers during non-active periods such that data is not lost during power-off. We measured the retention characteristics and current consumption of the CPU to indicate the possibility of the application of Noff CPUs to normally-off computing. Figure 1 shows a circuit diagram of a 1-bit NV register. The register is composed of a volatile block (V block) using Si-TFTs (a master-slave D flip-flop (D-FF)), a selector, and a nonvolatile block (NV block). The NV block consists of a 1-bit memory circuit and a precharge circuit. The 1-bit memory circuit consists of an IGZO TFT, an n-channel Si-TFT, and a capacitor C1. The IGZO TFT has a channel width and length (W/L) of 3 m. The Si-TFT has a W/L of 4 and 0.8 m, respectively. The capacitor C1 has a capacitance of 1 pF.
Operating principles of NV registers using crystalline IGZO TFTs
Data is transferred from the V block to the NV block by firstly turning on the IGZO TFT in the memory circuit, then transmitting data in the V block to the node M1 via the selector, and finally turning off the IGZO TFT. The node M1 is surrounded by an insulator, which serves as the insulator of the capacitor C1 and the gate insulator of the Si-TFT, and the IGZO TFT turned off. The insulator is 20-nm-thick silicon oxide. Therefore current leaking through the insulator is estimated to be equivalent to that leaking through the gate insulator of Si-TFTs in common use. The transferred data is held for a long period of time because IGZO TFTs have a very low off-leakage current (50 yA/m at 85C) as described in our previous reports [3, 4] and the capacitor C1 has a high capacitance of 1 pF. With these principles, the register acts as an NV register.
The data in the NV block is returned to the V block via the selector with the precharge circuit. Figure 2 is a photograph of the core of our Noff CPU. Figure 3 is a block diagram of the CPU. Table I shows the specifications of the CPU. The CPU is an 8-bit CISC processor. The Si-TFTs and IGZO TFTs in the CPU have channel lengths of 0.8 and 3 m, respectively. Figure 4 is a photograph of 2-bit NV registers in the core of the CPU. The CPU has 255 NV registers in total.
Summary and measurement of Noff CPU
Figures 5 and 6 show the evaluation results of the retention characteristics of the registers. The evaluation was carried out in the following procedure. Predetermined data were written to the registers. The CPU was then powered off. Subsequently, the data were read from the registers every time the CPU was powered on. The written data and read data were compared with each other to measure the percentage of registers in which the initial data were stored (normal registers). The evaluation was conducted at 85C in the dark. Figure 6 is a plot of the percentage of normal registers versus retention time. The figure shows that the registers held data for a long time of 3,400,000 s (about 40 days) during which the CPU is powered off at 85C.
We also investigated the relation between the percentage of time during which the CPU is powered on (power-on time) and current consumption at room temperature. Table  II shows the results. Current consumption was proportional to the percentage of power-on time. This means that data can be written and read to/from the NV blocks in the NV registers with low power, reducing the power overhead in the CPU to a very low level.
Conclusions
We made a prototype of an Noff CPU equipped with NV registers using crystalline IGZO TFTs. Data in the registers were successfully held for 40 days or more at 85C while the CPU was powered off. Our investigation revealed that current consumption was proportional to the percentage of power-on time and the power overhead in the CPU occurred at a very low rate. This suggests that an Noff CPU enables power gating to be effectively used in normally-off computing. 
